Update DPDK version from 19.11 to 20.11 and also support hns3 PMD for Kunpeng 920 and Kunpeng 930. Signed-off-by: speech_white <humin29@huawei.com>
168 lines
5.5 KiB
Diff
168 lines
5.5 KiB
Diff
From 2cd4eb1717633e841cb1e20ba123a20adf550638 Mon Sep 17 00:00:00 2001
|
|
From: Chengwen Feng <fengchengwen@huawei.com>
|
|
Date: Fri, 30 Apr 2021 14:28:50 +0800
|
|
Subject: [PATCH 151/189] net/hns3: fix vector Rx burst limitation
|
|
|
|
Currently, driver uses the macro HNS3_DEFAULT_RX_BURST whose value is
|
|
32 to limit the vector Rx burst size, as a result, the burst size
|
|
can't exceed 32.
|
|
|
|
This patch fixes this problem by support big burst size.
|
|
Also adjust HNS3_DEFAULT_RX_BURST to 64 as it performs better than 32.
|
|
|
|
Fixes: a3d4f4d291d7 ("net/hns3: support NEON Rx")
|
|
Fixes: 952ebacce4f2 ("net/hns3: support SVE Rx")
|
|
Cc: stable@dpdk.org
|
|
|
|
Signed-off-by: Chengwen Feng <fengchengwen@huawei.com>
|
|
Signed-off-by: Min Hu (Connor) <humin29@huawei.com>
|
|
---
|
|
drivers/net/hns3/hns3_rxtx.h | 2 +-
|
|
drivers/net/hns3/hns3_rxtx_vec.c | 36 ++++++++++++++++++++++++++++--------
|
|
drivers/net/hns3/hns3_rxtx_vec.h | 3 +++
|
|
drivers/net/hns3/hns3_rxtx_vec_sve.c | 32 ++++++++++++++++++++++++++------
|
|
4 files changed, 58 insertions(+), 15 deletions(-)
|
|
|
|
diff --git a/drivers/net/hns3/hns3_rxtx.h b/drivers/net/hns3/hns3_rxtx.h
|
|
index 811be96..a42ab71 100644
|
|
--- a/drivers/net/hns3/hns3_rxtx.h
|
|
+++ b/drivers/net/hns3/hns3_rxtx.h
|
|
@@ -20,7 +20,7 @@
|
|
#define HNS3_DEFAULT_TX_RS_THRESH 32
|
|
#define HNS3_TX_FAST_FREE_AHEAD 64
|
|
|
|
-#define HNS3_DEFAULT_RX_BURST 32
|
|
+#define HNS3_DEFAULT_RX_BURST 64
|
|
#if (HNS3_DEFAULT_RX_BURST > 64)
|
|
#error "PMD HNS3: HNS3_DEFAULT_RX_BURST must <= 64\n"
|
|
#endif
|
|
diff --git a/drivers/net/hns3/hns3_rxtx_vec.c b/drivers/net/hns3/hns3_rxtx_vec.c
|
|
index d6636df..5fdc1d5 100644
|
|
--- a/drivers/net/hns3/hns3_rxtx_vec.c
|
|
+++ b/drivers/net/hns3/hns3_rxtx_vec.c
|
|
@@ -108,14 +108,13 @@ hns3_recv_pkts_vec(void *__restrict rx_queue,
|
|
{
|
|
struct hns3_rx_queue *rxq = rx_queue;
|
|
struct hns3_desc *rxdp = &rxq->rx_ring[rxq->next_to_use];
|
|
- uint64_t bd_err_mask; /* bit mask indicate whick pkts is error */
|
|
+ uint64_t pkt_err_mask; /* bit mask indicate whick pkts is error */
|
|
uint16_t nb_rx;
|
|
|
|
- nb_pkts = RTE_MIN(nb_pkts, HNS3_DEFAULT_RX_BURST);
|
|
- nb_pkts = RTE_ALIGN_FLOOR(nb_pkts, HNS3_DEFAULT_DESCS_PER_LOOP);
|
|
-
|
|
rte_prefetch_non_temporal(rxdp);
|
|
|
|
+ nb_pkts = RTE_ALIGN_FLOOR(nb_pkts, HNS3_DEFAULT_DESCS_PER_LOOP);
|
|
+
|
|
if (rxq->rx_rearm_nb > HNS3_DEFAULT_RXQ_REARM_THRESH)
|
|
hns3_rxq_rearm_mbuf(rxq);
|
|
|
|
@@ -128,10 +127,31 @@ hns3_recv_pkts_vec(void *__restrict rx_queue,
|
|
rte_prefetch0(rxq->sw_ring[rxq->next_to_use + 2].mbuf);
|
|
rte_prefetch0(rxq->sw_ring[rxq->next_to_use + 3].mbuf);
|
|
|
|
- bd_err_mask = 0;
|
|
- nb_rx = hns3_recv_burst_vec(rxq, rx_pkts, nb_pkts, &bd_err_mask);
|
|
- if (unlikely(bd_err_mask))
|
|
- nb_rx = hns3_rx_reassemble_pkts(rx_pkts, nb_rx, bd_err_mask);
|
|
+ if (likely(nb_pkts <= HNS3_DEFAULT_RX_BURST)) {
|
|
+ pkt_err_mask = 0;
|
|
+ nb_rx = hns3_recv_burst_vec(rxq, rx_pkts, nb_pkts,
|
|
+ &pkt_err_mask);
|
|
+ nb_rx = hns3_rx_reassemble_pkts(rx_pkts, nb_rx, pkt_err_mask);
|
|
+ return nb_rx;
|
|
+ }
|
|
+
|
|
+ nb_rx = 0;
|
|
+ while (nb_pkts > 0) {
|
|
+ uint16_t ret, n;
|
|
+
|
|
+ n = RTE_MIN(nb_pkts, HNS3_DEFAULT_RX_BURST);
|
|
+ pkt_err_mask = 0;
|
|
+ ret = hns3_recv_burst_vec(rxq, &rx_pkts[nb_rx], n,
|
|
+ &pkt_err_mask);
|
|
+ nb_pkts -= ret;
|
|
+ nb_rx += hns3_rx_reassemble_pkts(&rx_pkts[nb_rx], ret,
|
|
+ pkt_err_mask);
|
|
+ if (ret < n)
|
|
+ break;
|
|
+
|
|
+ if (rxq->rx_rearm_nb > HNS3_DEFAULT_RXQ_REARM_THRESH)
|
|
+ hns3_rxq_rearm_mbuf(rxq);
|
|
+ }
|
|
|
|
return nb_rx;
|
|
}
|
|
diff --git a/drivers/net/hns3/hns3_rxtx_vec.h b/drivers/net/hns3/hns3_rxtx_vec.h
|
|
index 35d9903..872ba22 100644
|
|
--- a/drivers/net/hns3/hns3_rxtx_vec.h
|
|
+++ b/drivers/net/hns3/hns3_rxtx_vec.h
|
|
@@ -71,6 +71,9 @@ hns3_rx_reassemble_pkts(struct rte_mbuf **rx_pkts,
|
|
uint16_t count, i;
|
|
uint64_t mask;
|
|
|
|
+ if (likely(pkt_err_mask == 0))
|
|
+ return nb_pkts;
|
|
+
|
|
count = 0;
|
|
for (i = 0; i < nb_pkts; i++) {
|
|
mask = ((uint64_t)1u) << i;
|
|
diff --git a/drivers/net/hns3/hns3_rxtx_vec_sve.c b/drivers/net/hns3/hns3_rxtx_vec_sve.c
|
|
index e15fd7a..be9a4ff 100644
|
|
--- a/drivers/net/hns3/hns3_rxtx_vec_sve.c
|
|
+++ b/drivers/net/hns3/hns3_rxtx_vec_sve.c
|
|
@@ -292,12 +292,11 @@ hns3_recv_pkts_vec_sve(void *__restrict rx_queue,
|
|
{
|
|
struct hns3_rx_queue *rxq = rx_queue;
|
|
struct hns3_desc *rxdp = &rxq->rx_ring[rxq->next_to_use];
|
|
- uint64_t bd_err_mask; /* bit mask indicate whick pkts is error */
|
|
+ uint64_t pkt_err_mask; /* bit mask indicate whick pkts is error */
|
|
uint16_t nb_rx;
|
|
|
|
rte_prefetch_non_temporal(rxdp);
|
|
|
|
- nb_pkts = RTE_MIN(nb_pkts, HNS3_DEFAULT_RX_BURST);
|
|
nb_pkts = RTE_ALIGN_FLOOR(nb_pkts, HNS3_SVE_DEFAULT_DESCS_PER_LOOP);
|
|
|
|
if (rxq->rx_rearm_nb > HNS3_DEFAULT_RXQ_REARM_THRESH)
|
|
@@ -309,10 +308,31 @@ hns3_recv_pkts_vec_sve(void *__restrict rx_queue,
|
|
|
|
hns3_rx_prefetch_mbuf_sve(&rxq->sw_ring[rxq->next_to_use]);
|
|
|
|
- bd_err_mask = 0;
|
|
- nb_rx = hns3_recv_burst_vec_sve(rxq, rx_pkts, nb_pkts, &bd_err_mask);
|
|
- if (unlikely(bd_err_mask))
|
|
- nb_rx = hns3_rx_reassemble_pkts(rx_pkts, nb_rx, bd_err_mask);
|
|
+ if (likely(nb_pkts <= HNS3_DEFAULT_RX_BURST)) {
|
|
+ pkt_err_mask = 0;
|
|
+ nb_rx = hns3_recv_burst_vec_sve(rxq, rx_pkts, nb_pkts,
|
|
+ &pkt_err_mask);
|
|
+ nb_rx = hns3_rx_reassemble_pkts(rx_pkts, nb_rx, pkt_err_mask);
|
|
+ return nb_rx;
|
|
+ }
|
|
+
|
|
+ nb_rx = 0;
|
|
+ while (nb_pkts > 0) {
|
|
+ uint16_t ret, n;
|
|
+
|
|
+ n = RTE_MIN(nb_pkts, HNS3_DEFAULT_RX_BURST);
|
|
+ pkt_err_mask = 0;
|
|
+ ret = hns3_recv_burst_vec_sve(rxq, &rx_pkts[nb_rx], n,
|
|
+ &pkt_err_mask);
|
|
+ nb_pkts -= ret;
|
|
+ nb_rx += hns3_rx_reassemble_pkts(&rx_pkts[nb_rx], ret,
|
|
+ pkt_err_mask);
|
|
+ if (ret < n)
|
|
+ break;
|
|
+
|
|
+ if (rxq->rx_rearm_nb > HNS3_DEFAULT_RXQ_REARM_THRESH)
|
|
+ hns3_rxq_rearm_mbuf_sve(rxq);
|
|
+ }
|
|
|
|
return nb_rx;
|
|
}
|
|
--
|
|
2.7.4
|
|
|