40 lines
1.8 KiB
Diff
40 lines
1.8 KiB
Diff
From 8bfb0125f6c2aed9b1f5c2cd43563ce403c00d71 Mon Sep 17 00:00:00 2001
|
|
From: XingYuShuai <1150775134@qq.com>
|
|
Date: Tue, 11 Jun 2024 20:39:48 +0800
|
|
Subject: [PATCH 1/2] [bugfix] Modify the hip09 CPU information.
|
|
|
|
---
|
|
gcc/config/aarch64/aarch64-cores.def | 2 +-
|
|
gcc/config/aarch64/aarch64.c | 2 +-
|
|
2 files changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
diff --git a/gcc/config/aarch64/aarch64-cores.def b/gcc/config/aarch64/aarch64-cores.def
|
|
index eb1c6c894..a8f3376d4 100644
|
|
--- a/gcc/config/aarch64/aarch64-cores.def
|
|
+++ b/gcc/config/aarch64/aarch64-cores.def
|
|
@@ -124,7 +124,7 @@ AARCH64_CORE("a64fx", a64fx, a64fx, 8_2A, AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F
|
|
|
|
/* HiSilicon ('H') cores. */
|
|
AARCH64_CORE("tsv110", tsv110, tsv110, 8_2A, AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_CRYPTO | AARCH64_FL_F16 | AARCH64_FL_AES | AARCH64_FL_SHA2, tsv110, 0x48, 0xd01, -1)
|
|
-AARCH64_CORE("hip09", hip09, hip09, 8_5A, AARCH64_FL_FOR_ARCH8_5 | AARCH64_FL_SVE | AARCH64_FL_I8MM | AARCH64_FL_F32MM | AARCH64_FL_F64MM | AARCH64_FL_PROFILE | AARCH64_FL_PREDRES, hip09, 0x48, 0x1, 0xd01)
|
|
+AARCH64_CORE("hip09", hip09, hip09, 8_5A, AARCH64_FL_FOR_ARCH8_5 | AARCH64_FL_SVE | AARCH64_FL_I8MM | AARCH64_FL_F32MM | AARCH64_FL_F64MM | AARCH64_FL_PROFILE | AARCH64_FL_PREDRES, hip09, 0x48, 0xd02, 0x0)
|
|
|
|
/* ARMv8.3-A Architecture Processors. */
|
|
|
|
diff --git a/gcc/config/aarch64/aarch64.c b/gcc/config/aarch64/aarch64.c
|
|
index 4ef7bd8b3..2117326ba 100644
|
|
--- a/gcc/config/aarch64/aarch64.c
|
|
+++ b/gcc/config/aarch64/aarch64.c
|
|
@@ -1316,7 +1316,7 @@ static const struct tune_params hip09_tunings =
|
|
&hip09_vector_cost,
|
|
&generic_branch_cost,
|
|
&generic_approx_modes,
|
|
- SVE_128, /* sve_width */
|
|
+ SVE_256, /* sve_width */
|
|
4, /* memmov_cost */
|
|
4, /* issue_rate */
|
|
(AARCH64_FUSE_AES_AESMC | AARCH64_FUSE_ALU_BRANCH
|
|
--
|
|
2.33.0
|
|
|