!1 add spec source yaml files of iverilog
From: @ls39938477 Reviewed-by: @lipingEmmaSiguyi Signed-off-by: @lipingEmmaSiguyi
This commit is contained in:
commit
8cf3f10641
22
23e51ef7a8e8e4ba42208936e0a6a25901f58c65.patch
Normal file
22
23e51ef7a8e8e4ba42208936e0a6a25901f58c65.patch
Normal file
@ -0,0 +1,22 @@
|
|||||||
|
From 23e51ef7a8e8e4ba42208936e0a6a25901f58c65 Mon Sep 17 00:00:00 2001
|
||||||
|
From: Martin Whitaker <icarus@martin-whitaker.me.uk>
|
||||||
|
Date: Sat, 31 Dec 2022 16:51:28 +0000
|
||||||
|
Subject: [PATCH] Fix compilation with -Werror=format-security.
|
||||||
|
|
||||||
|
---
|
||||||
|
pform_package.cc | 2 +-
|
||||||
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
|
diff --git a/pform_package.cc b/pform_package.cc
|
||||||
|
index 856f8c103..3006ab58e 100644
|
||||||
|
--- a/pform_package.cc
|
||||||
|
+++ b/pform_package.cc
|
||||||
|
@@ -62,7 +62,7 @@ void pform_end_package_declaration(const struct vlltype&loc)
|
||||||
|
ostringstream msg;
|
||||||
|
msg << "error: Package " << use_name << " was already declared here: "
|
||||||
|
<< test->second->get_fileline() << ends;
|
||||||
|
- VLerror(loc, msg.str().c_str());
|
||||||
|
+ VLerror(loc, "%s", msg.str().c_str());
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
BIN
iverilog-12_0.tar.gz
Normal file
BIN
iverilog-12_0.tar.gz
Normal file
Binary file not shown.
78
iverilog.spec
Normal file
78
iverilog.spec
Normal file
@ -0,0 +1,78 @@
|
|||||||
|
Name: iverilog
|
||||||
|
Version: 12.0
|
||||||
|
%define uver 12_0
|
||||||
|
Release: 2%{?dist}
|
||||||
|
Summary: Icarus Verilog is a verilog compiler and simulator
|
||||||
|
License: GPLv2
|
||||||
|
URL: https://github.com/steveicarus/iverilog
|
||||||
|
Source0: https://github.com/steveicarus/iverilog/archive/%{name}-%{uver}.tar.gz
|
||||||
|
|
||||||
|
# [PATCH] Fix compilation with -Werror=format-security
|
||||||
|
Patch1: 23e51ef7a8e8e4ba42208936e0a6a25901f58c65.patch
|
||||||
|
|
||||||
|
BuildRequires: autoconf
|
||||||
|
BuildRequires: bzip2-devel
|
||||||
|
BuildRequires: bison
|
||||||
|
BuildRequires: flex
|
||||||
|
BuildRequires: gperf
|
||||||
|
BuildRequires: gcc-c++
|
||||||
|
BuildRequires: readline-devel
|
||||||
|
BuildRequires: zlib-devel
|
||||||
|
BuildRequires: make
|
||||||
|
|
||||||
|
|
||||||
|
%description
|
||||||
|
Icarus Verilog is a Verilog compiler that generates a variety of
|
||||||
|
engineering formats, including simulation. It strives to be true
|
||||||
|
to the IEEE-1364 standard.
|
||||||
|
|
||||||
|
%prep
|
||||||
|
%autosetup -n %{name}-%{uver}
|
||||||
|
# Clean junks from tarball
|
||||||
|
find . -type f -name ".git" -exec rm '{}' \;
|
||||||
|
rm -rf `find . -type d -name "autom4te.cache" -exec echo '{}' \;`
|
||||||
|
|
||||||
|
%build
|
||||||
|
chmod +x autoconf.sh
|
||||||
|
sh autoconf.sh
|
||||||
|
export CPPFLAGS="$CPPFLAGS -fcommon"
|
||||||
|
%configure
|
||||||
|
|
||||||
|
# use make, avoid use V=1 due https://github.com/steveicarus/iverilog/issues/262
|
||||||
|
make %{?_smp_mflags}
|
||||||
|
|
||||||
|
|
||||||
|
%install
|
||||||
|
%{__make} prefix=%{buildroot}%{_prefix} \
|
||||||
|
bindir=%{buildroot}%{_bindir} \
|
||||||
|
libdir=%{buildroot}%{_libdir} \
|
||||||
|
libdir64=%{buildroot}%{_libdir} \
|
||||||
|
includedir=%{buildroot}%{_includedir} \
|
||||||
|
mandir=%{buildroot}%{_mandir} \
|
||||||
|
vpidir=%{buildroot}%{_libdir}/ivl/ \
|
||||||
|
INSTALL="install -p" \
|
||||||
|
install
|
||||||
|
|
||||||
|
%check
|
||||||
|
make check
|
||||||
|
|
||||||
|
|
||||||
|
%files
|
||||||
|
%doc BUGS.txt QUICK_START.txt
|
||||||
|
%doc ieee1364-notes.txt mingw.txt swift.txt netlist.txt
|
||||||
|
%doc t-dll.txt vpi.txt cadpli/cadpli.txt
|
||||||
|
%doc xilinx-hint.txt examples/
|
||||||
|
%doc va_math.txt tgt-fpga/fpga.txt extensions.txt glossary.txt attributes.txt
|
||||||
|
%license COPYING
|
||||||
|
%{_bindir}/*
|
||||||
|
%{_libdir}/ivl
|
||||||
|
%{_mandir}/man1/*
|
||||||
|
# headers for PLI: This is intended to be used by the user.
|
||||||
|
%{_includedir}/*.h
|
||||||
|
# RHBZ 480531
|
||||||
|
%{_libdir}/*.a
|
||||||
|
|
||||||
|
|
||||||
|
%changelog
|
||||||
|
* Thu Jun 20 2024 liping <1477412247@qq.com> - 12.0-2
|
||||||
|
- Package init
|
||||||
5
iverilog.yaml
Normal file
5
iverilog.yaml
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
version_control: github
|
||||||
|
src_repo:
|
||||||
|
tag_prefix:
|
||||||
|
separator:
|
||||||
|
url: https://github.com/steveicarus/iverilog
|
||||||
Loading…
x
Reference in New Issue
Block a user